O

Oded Levin's
email & phone

Current Position:

Signal Integrity Engineer at Altera

Experience:

6 years

Location:

Jerusalem District, Israel

How to contact Oded Levin

Last updated:2025-09-03
emaill**@intel.com
phone+972-***-***-0152
LinkedIn
YouTube
Skype
Pinterest

Work Experience

Signal Integrity Engineer at Altera

Jan 2025 - Current

Signal Integrity Engineer at Intel Corporation

Jun 2021 - Jul 2025

Guide at The Bloomfield Science Museum Jerusalem

Aug 2019 - Jun 2021

Oded Levin started working in 2019, then the employee has changed 2 companies and 1 job. On average, Oded Levin works for one company for 2 years 3 months.

Education

Bachelor of Science - BS at Lev Academic Center (JCT) (Jerusalem College of Technology )

Engineer's degree at Lev Academic Center (JCT) (Jerusalem College of Technology )

Frequently Asked Questions

What is Oded Levin's minimum period of employment in the companies?

Oded Levin's minimum period of employment in various companies is 1 year 10 months.

What is Oded Levin's average duration of employment for different companies?

On average, Oded Levin works for one company for 3 years

What industries has Oded Levin worked in?

Oded Levin works in the Semiconductors. Previously, Oded Levin worked in the Museums and Institutions.

What positions has Oded Levin held before?

Previously, Oded Levin worked as a Signal Integrity Engineer, and Guide.

How do I contact Oded Levin?

Oded Levin's email address is l**@intel.com, phone number is +972-***-***-0152. Sign up to get contact details.

Who is the President/CEO/Director of the Altera?

The President/CEO/Director of the Altera is Vikrant Kapila

Who are Oded Levin's peers at other companies?

Oded Levin's peers at other companies are Rajani and Bennett Bush and Ekaterine Tchonishvili
Not the Oded Levin you were looking for?

Find email for 850M+ professionals

Oded Levin Namesakes

Name
Company
Position
O
Oded Levin - Hebrew Translator and Editor
Translator & Editor

Similar profiles

Name
Company
Position
R
Signal Integrity Engineer
B
Signal Integrity Engineer
E
Signal Integrity Engineer
J
Signal Integrity Engineer
E
Signal Integrity Engineer
A
Signal Integrity Engineer
T
Signal Integrity Engineer
C
Signal Integrity Engineer
J
Signal Integrity Engineer

Other employees at Altera

Name
Company
Position
A
FPGA Design Verification Engineer
T
Senior Product Reliability Engineer
M
Sales Operation Analyst
V
Principal Engineer (Director) | Chief Architect
L
Product & Test Development Engineer
C
Test Development Engineer
J
FPGA Pre-Silicon verification Engineer
Y
Analog Circuit Design Engineer
N
Sr Design Engineer
T
Senior Product Development Engineer
C
Design Verification Lead
BACK TO TOP