Aaditya Jain

Aaditya Jain's email & phone

Opt-Out
Analog Layout Design Engineer at Intel|Bengaluru, Karnataka, India

Position:

Analog Layout Design Engineer at Intel

Location:

Bengaluru, Karnataka, India

LinkedIn
View Aaditya Jain's Email
Up to 10 free lookups. No credit card required.
Last updated: 2026-04-24
Updated: 2026-04-24

Found email addresses for Aaditya Jain:

Business email's:

Found phone for Aaditya Jain:

Searching for Aaditya Jain profiles
0% completed

A different Aaditya Jain?

Sign up to search for other Aaditya Jain's across our 850M+ professionals database

Work Experience 4 years

Analog Layout Design Engineer at Intel

Nov 2023 - Current

Analog Layout Intern at Intel

Jun 2022 - May 2023

Aaditya Jain started working in 2022, then the employee has changed 1 job. On average, Aaditya Jain works for one company for 1 year 9 months.

Education

Master of Technology - MTech at Motilal Nehru National Institute Of Technology

Frequently Asked Questions

What is Aaditya Jain's minimum period of employment in the companies?

Aaditya Jain's minimum period of employment in various companies is 11 months.

What is Aaditya Jain's average duration of employment for different companies?

On average, Aaditya Jain works for one company for 11 months

What industries has Aaditya Jain worked in?

Aaditya Jain works in the Semiconductors.

What positions has Aaditya Jain held before?

Previously, Aaditya Jain worked as a Analog Layout Intern.

How do I contact Aaditya Jain?

Aaditya Jain's phone number is +91-***-***-9837. Sign up to get contact details.

Who is the CEO of the Intel?

The CEO of the Intel is Patrick P. Gelsinger

Who are Aaditya Jain's peers at other companies?

Aaditya Jain's peers at other companies are PRINCE YADAV and Kruthi Raja and Raviranjan Kumar

Aaditya Jain Namesakes

Name
Company
Position
Aaditya Jain
Joharmani Jwellers
Worked

Similar profiles

Name
Company
Position
PRINCE YADAV
Analog Layout Design Engineer
Muhammad Zulhilmi Zainal
Analog Layout Design Engineer
Farhana Sayed
Analog Layout Design Engineer
Maelona Maxim Vas
Analog Layout Design Engineer

Other employees at Intel

Name
Company
Position
Varsha Ganapathi
OneAPI Student Ambassador
Sanggeswary Murthee
IT Analyst Engineer – AI Cloud Service Desk
Abel Chacko
Senior Platform Application Engineer
Abhijit Mardana
Module Development Engineering Manager
Krishna Vangaru
Software optimization engineer
Daniel Kaganovsky
Senior Defect Reduction/Yield Development Engineer
Steve Juan
Senior Design Engineer

Data Privacy

GDPR Icon

GDPR COMPLIANT

SignalHire complies with the General Data Protection Regulation (GDPR). SignalHire follows GDPR requirements, including but not limited to rights of data subjects to access, correct, or delete their personal information and supports the right to be forgotten.

CCPA Icon

CCPA COMPLIANT

SignalHire is CCPA-compliant and provides California residents the right to know, access, opt out, and request deletion of their personal data.

BACK TO TOP