Daniel Kaganovsky: Email & Phone Number

Opt-Out

Senior Defect Reduction/Yield Development Engineer at Intel|Gedera, Center District, Israel

Position:

Senior Defect Reduction/Yield Development Engineer at Intel

Location:

Gedera, Center District, Israel

View Daniel Kaganovsky's Email

Up to 10 free lookups. No credit card required.

Last updated: 2026-06-09

Updated: 2026-06-09

Found email addresses for Daniel Kaganovsky:

Business emails:

d***************y@intel.com

Found phone for Daniel Kaganovsky:

+972-***-***-7817

A different Daniel Kaganovsky?

Work Experience 16 years

Senior Defect Reduction/Yield Development Engineer at Intel

Jan 2024 - Current

Metrology Operations Manager at Intel

Aug 2019 - Jan 2024

Defect Reduction Sr. Process Engineer at Intel

Jan 2013 - Aug 2019

Silicon Photonics Integration Engineer at Micron Technology

Jan 2012 - Jan 2013

Defect Metrology Engineer at Micron Technology

May 2010 - Jan 2012

Daniel Kaganovsky started working in 2010, then the employee has changed 1 company and 4 jobs. On average, Daniel Kaganovsky works for one company for 3 years 3 months.

Their professional focus is Data Analysis, Leadership, and Problem Solving across 3 core areas.

Education

Master of Engineering - MEng at Tel Aviv University

Bachelor of Engineering - BE at Ben-Gurion University of the Negev

Frequently Asked Questions

What is Daniel Kaganovsky's email address?

SignalHire found a verified business email address for Daniel Kaganovsky: d***************y@intel.com.

What is Daniel Kaganovsky's phone number?

SignalHire found a verified phone number for Daniel Kaganovsky: +972-***-***-7817.

How do I contact Daniel Kaganovsky at Intel?

You can reach Daniel Kaganovsky through SignalHire by unlocking their verified email and direct phone number (free signup, no credit card needed). SignalHire is the fastest route if you need their contact details immediately.

What is Daniel Kaganovsky's professional background?

Daniel Kaganovsky has 16 years of professional experience. They have held roles including Metrology Operations Manager, Defect Reduction Sr. Process Engineer, and Silicon Photonics Integration Engineer at companies such as Intel, Intel, and Micron Technology. Their education includes Master of Engineering - MEng from Tel Aviv University, and Bachelor of Engineering - BE from Ben-Gurion University of the Negev.

Is Daniel Kaganovsky's contact information up to date?

Yes. Daniel Kaganovsky's SignalHire profile was last updated on 9 June 2026, reflecting their current position as Senior Defect Reduction/Yield Development Engineer at Intel in Santa Clara, California, United States.

Other employees at Intel

Name

Company

Position

Steve Juan

Intel

Senior Design Engineer

Get contacts

Venkata Prajwal Mangipudi

Intel

Firmware Engineer

Get contacts

Evyavan Jagan

Intel

Innovator

Get contacts

Zafrullah Jagoo

Intel

Qubit Process Integrator

Get contacts

Omor Shoron

Intel

Staff Engineer (Software Research Engineer/Scientist)

Get contacts

Rabindra Khanal

Intel

Process Engineer

Get contacts

Stephen Rose

Intel

Machine Technician

Get contacts

Emily Montoya

Intel

Graduate Intern

Get contacts

zunaim kayishmand

Intel

SoC Design Engineer

Get contacts

Farshad Madhi

Intel

Staff Software Research Engineer/Scientist

Get contacts

See more profiles

Data Privacy

GDPR COMPLIANT

SignalHire complies with the General Data Protection Regulation (GDPR). SignalHire follows GDPR requirements, including but not limited to rights of data subjects to access, correct, or delete their personal information and supports the right to be forgotten.

CCPA COMPLIANT

SignalHire is CCPA-compliant and provides California residents the right to know, access, opt out, and request deletion of their personal data.