Position:
RTL Design Engineer at intelliFPGA
Location:
Rawalpindi, Punjab, Pakistan
Found email addresses for UMER JAVED:
Found phone for UMER JAVED:
May 2025 - Current
Aug 2024 - May 2025
Jun 2024 - Apr 2025
Jun 2023 - Aug 2023
Jun 2023 - Aug 2023
Aug 2022 - Sep 2022
Aug 2022 - Sep 2022
Their professional focus is Accelerated Testing, Accelerometer, and Access Control Management across 3 core areas.
UMER holds Generative AI for Chip Design Specialized in RTL Front End, FPGA Softcore Processors and IP Acquisition, and Introduction to FPGA Design for Embedded Systems certifications.
Bachelor at National University of Sciences and Technology (NUST)
SignalHire complies with the General Data Protection Regulation (GDPR). SignalHire follows GDPR requirements, including but not limited to rights of data subjects to access, correct, or delete their personal information and supports the right to be forgotten.
SignalHire is CCPA-compliant and provides California residents the right to know, access, opt out, and request deletion of their personal data.