Devashish Gawde

Devashish Gawde: Email & Phone Number

Opt-Out
ASIC Design Engineer at Western Semiconductor|Tempe, Arizona, United States

Position:

ASIC Design Engineer at Western Semiconductor

Location:

Tempe, Arizona, United States

LinkedIn
View Devashish Gawde's Email
Up to 10 free lookups. No credit card required.
Last updated: 2026-06-17
Updated: 2026-06-17

Found email addresses for Devashish Gawde:

Business emails:
Personal emails:
d*************e@nyu.edu

Found phone for Devashish Gawde:

Searching for Devashish Gawde profiles
0% completed

A different Devashish Gawde?

Sign up to search for other Devashish Gawde's across our 850M+ professionals database

Work Experience 5 years

ASIC Design Engineer at Western Semiconductor

May 2025 - Current

Engagement Ambassador at Ruffalo Noel Levitz

Jul 2023 - May 2024

Graduate Assistant at NYU Tandon School of Engineering

Sep 2023 - Feb 2024

Intern at Maven Silicon

Jul 2021 - Feb 2022

Devashish Gawde started working in 2021, then the employee has changed 3 companies and 3 jobs. On average, Devashish Gawde works for one company for 9 months.

Their professional focus is Advanced Verilog, Analog Circuit Design, and Application-Specific Integrated Circuits (ASIC) across 3 core areas.

Devashish holds Allegro X PCB Editor & System Capture, RTL to GDS-II, and Static Timing Analysis certifications.

Education

Master of Science - MS at New York University

Bachelor's degree at St. Francis Institute Of Technology

Similar profiles

Name
Company
Position
Fangzhou Felix Wu
ASIC Design Engineer
Get contacts
Supransh Goel
ASIC Design Engineer
Get contacts
Leonid Yuhananov
ASIC Design Engineer
Get contacts
Vatsal Patel
ASIC Design Engineer
Get contacts
Meenal Mohnani
ASIC Design Engineer
Get contacts
Or Dahan
ASIC Design Engineer
Get contacts
See more profiles

Other employees at Western Semiconductor

Name
Company
Position
Anish Miryala
ASIC Design Engineer
Get contacts
SAI LOHITH VANGALA
IC Design Engineer
Get contacts
Shlok Mhatre
Application Specific Integrated Circuit Design Engineer
Get contacts
Lasya Vasala
Design Engineer Intern
Get contacts
Vishal Jadhav
Design Verification Engineer
Get contacts
Adithya Deekshith
Design Verification Engineer
Get contacts
Srihasam Mahesh Kaushik
ASIC Design Verification Engineer
Get contacts
Yuvaraj Suresh Babu
Digital Design Intern
Get contacts
Shrinidhi Murugan
Digital Design Engineer
Get contacts
See more profiles

Data Privacy

GDPR Icon

GDPR COMPLIANT

SignalHire complies with the General Data Protection Regulation (GDPR). SignalHire follows GDPR requirements, including but not limited to rights of data subjects to access, correct, or delete their personal information and supports the right to be forgotten.

CCPA Icon

CCPA COMPLIANT

SignalHire is CCPA-compliant and provides California residents the right to know, access, opt out, and request deletion of their personal data.

BACK TO TOP