Yip Siew Ling

Yip Siew Ling's email & phone

Opt-Out
Fullchip (FC) Physical Integration at Intel|Georgetown, Penang, Malaysia

Position:

Fullchip (FC) Physical Integration at Intel

Location:

Georgetown, Penang, Malaysia

LinkedIn
View Yip Siew Ling's Email
Up to 10 free lookups. No credit card required.
Last updated: 2026-04-16
Updated: 2026-04-16

Found email addresses for Yip Siew Ling:

Business email's:

Found phone for Yip Siew Ling:

Searching for Yip Siew Ling profiles
0% completed

A different Yip Siew Ling?

Sign up to search for other Yip Siew Ling's across our 850M+ professionals database

Work Experience 18 years

Fullchip (FC) Physical Integration at Intel

Jun 2023 - Current

PnR Designer at Intel

Apr 2016 - Jun 2023

Custom Layout Designer at Altera Corporation

May 2008 - Mar 2016

Yip Siew Ling started working in 2008, then the employee has changed 1 company and 2 jobs. On average, Yip Siew Ling works for one company for 6 years.

Education

Bachelor's degree at University Malaysia Perlis (UNIMAP)

Frequently Asked Questions

What is Yip Siew Ling's email address?

SignalHire found a verified business email address for Yip Siew Ling: s*****p@intel.com.

What is Yip Siew Ling's phone number?

SignalHire found a verified phone number for Yip Siew Ling: +60-***-***-7267.

How do I contact Yip Siew Ling at Intel?

You can reach Yip Siew Ling through SignalHire by unlocking their verified email and direct phone number (free signup, no credit card needed). SignalHire is the fastest route if you need their contact details immediately.

What is Yip Siew Ling's professional background?

Yip Siew Ling has 18 years of professional experience. They have held roles including PnR Designer, and Custom Layout Designer at companies such as Intel, and Altera Corporation. Their education includes Bachelor's degree from University Malaysia Perlis (UNIMAP).

Is Yip Siew Ling's contact information up to date?

Yes. Yip Siew Ling's SignalHire profile was last updated on 16 April 2026, reflecting their current position as Fullchip (FC) Physical Integration at Intel in Santa Clara, California, United States.

Other employees at Intel

Name
Company
Position
Bao Huynh
Process Equipment Engineer
Phan Zong Xian
Soc Power Thermal Peformance Validation and Optimization Engineer
RAMYA
AI Systems and Solutions Engineer
Allen Onyegbado
Pre-Silicon Validation Engineer
Le Quoc Tuan
Process Equipment Engineer
DHARVESH MOHIDEEN
Memory Validation and Debug Lead
Prasanna Kumar
Senior Analog Layout Consultant

Data Privacy

GDPR Icon

GDPR COMPLIANT

SignalHire complies with the General Data Protection Regulation (GDPR). SignalHire follows GDPR requirements, including but not limited to rights of data subjects to access, correct, or delete their personal information and supports the right to be forgotten.

CCPA Icon

CCPA COMPLIANT

SignalHire is CCPA-compliant and provides California residents the right to know, access, opt out, and request deletion of their personal data.

BACK TO TOP