Wee Boon Kee: Email & Phone Number

Opt-Out

CPU Design Verification Engineer at Intel|Pantai Remis, Perak, Malaysia

Position:

CPU Design Verification Engineer at Intel

Location:

Pantai Remis, Perak, Malaysia

View Wee Boon Kee's Email

Up to 10 free lookups. No credit card required.

Last updated: 2026-06-22

Updated: 2026-06-22

Found email addresses for Wee Boon Kee:

Business emails:

b*****e@intel.com

Found phone for Wee Boon Kee:

+60-***-***-1333

A different Wee Boon Kee?

Work Experience 8 years

CPU Design Verification Engineer at Intel

Jun 2020 - Current

Intern at Intel

Oct 2018 - Dec 2018

Wee Boon Kee started working in 2018, then the employee has changed 1 job. On average, Wee Boon Kee works for one company for 3 years 2 months.

Their professional focus is C (Programming Language), Debug and root cause issues in presilicon environment, and Debuggers across 3 core areas.

Education

Master's degree at Universiti Teknologi Malaysia

Bachelor's degree at Universiti Tunku Abdul Rahman (UTAR)

Foundation degree at Universiti Tunku Abdul Rahman (UTAR)

Frequently Asked Questions

What is Wee Boon Kee's email address?

SignalHire found a verified business email address for Wee Boon Kee: b*****e@intel.com.

What is Wee Boon Kee's phone number?

SignalHire found a verified phone number for Wee Boon Kee: +60-***-***-1333.

How do I contact Wee Boon Kee at Intel?

You can reach Wee Boon Kee through SignalHire by unlocking their verified email and direct phone number (free signup, no credit card needed). SignalHire is the fastest route if you need their contact details immediately.

What is Wee Boon Kee's professional background?

Wee Boon Kee has 8 years of professional experience. They have held roles including Intern at companies such as Intel. Their education includes Master's degree from Universiti Teknologi Malaysia, and Bachelor's degree from Universiti Tunku Abdul Rahman (UTAR).

Is Wee Boon Kee's contact information up to date?

Yes. Wee Boon Kee's SignalHire profile was last updated on 22 June 2026, reflecting their current position as CPU Design Verification Engineer at Intel in Santa Clara, California, United States.

Similar profiles

Name

Company

Position